class GetUnit extends RiftModule with HasDcacheParameters

The Queue of cache to request acquire and waiting for grant and ack grant Get-Mode

Linear Supertypes
HasDcacheParameters, RiftModule, HasRiftParameters, Module, RawModule, BaseModule, IsInstantiable, HasId, InstanceId, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. GetUnit
  2. HasDcacheParameters
  3. RiftModule
  4. HasRiftParameters
  5. Module
  6. RawModule
  7. BaseModule
  8. IsInstantiable
  9. HasId
  10. InstanceId
  11. AnyRef
  12. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. Protected

Instance Constructors

  1. new GetUnit(edge: TLEdgeOut, id: Int)(implicit p: Parameters)

Type Members

  1. class GetUnitIO extends Bundle

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##: Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def IO[T <: Data](iodef: => T)(implicit sourceInfo: SourceInfo): T
    Attributes
    protected
    Definition Classes
    BaseModule
  5. def _bindIoInPlace(iodef: Data)(implicit sourceInfo: SourceInfo): Unit
    Attributes
    protected
    Definition Classes
    BaseModule
  6. var _closed: Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  7. def _moduleDefinitionIdentifierProposal: String
    Attributes
    protected
    Definition Classes
    BaseModule
  8. def _traitModuleDefinitionIdentifierProposal: Option[String]
    Attributes
    protected
    Definition Classes
    BaseModule
  9. val access_ready: Bool

    a wire of io.access.ready

  10. val access_reg: TLBundleD
  11. val acquire_sel: UInt

    when the bus is free, a valid paddr will be selected to emit

  12. def addr_lsb: Int
    Definition Classes
    HasDcacheParameters
  13. def aluNum: Int
    Definition Classes
    HasRiftParameters
  14. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  15. def bk: Int
    Definition Classes
    HasDcacheParameters
  16. def bk_w: Int
    Definition Classes
    HasDcacheParameters
  17. def cb: Int
    Definition Classes
    HasDcacheParameters
  18. def cb_w: Int
    Definition Classes
    HasDcacheParameters
  19. def circuitName: String
    Attributes
    protected
    Definition Classes
    HasId
  20. def cl: Int
    Definition Classes
    HasDcacheParameters
  21. final val clock: Clock
    Definition Classes
    Module
  22. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.CloneNotSupportedException]) @native() @HotSpotIntrinsicCandidate()
  23. def cmChn: Int
    Definition Classes
    HasRiftParameters
  24. val dcacheParams: DcacheParameters
    Definition Classes
    HasRiftParameters
  25. final val definitionIdentifier: String
    Definition Classes
    BaseModule
  26. def desiredName: String
    Definition Classes
    BaseModule
  27. def dptEntry: Int
    Definition Classes
    HasRiftParameters
  28. def dw: Int
    Definition Classes
    HasDcacheParameters
  29. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  30. def equals(that: Any): Boolean
    Definition Classes
    HasId → AnyRef → Any
  31. def fRegNum: Int
    Definition Classes
    HasRiftParameters
  32. def fpuNum: Int
    Definition Classes
    HasRiftParameters
  33. def ftChn: Int
    Definition Classes
    HasRiftParameters
  34. final def getClass(): Class[_ <: AnyRef]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  35. def getCommands: Seq[Command]
    Attributes
    protected
    Definition Classes
    RawModule
  36. def getModulePorts: Seq[Data]
    Attributes
    protected[chisel3]
    Definition Classes
    BaseModule
  37. val getPut_vaild: Bool

    a register of io.getPut.valid

  38. def hasDebugger: Boolean
    Definition Classes
    HasRiftParameters
  39. def hasL2: Boolean
    Definition Classes
    HasRiftParameters
  40. def hasLRU: Boolean
    Definition Classes
    HasRiftParameters
  41. def hasPreFetch: Boolean
    Definition Classes
    HasRiftParameters
  42. def hasSeed: Boolean
    Definition Classes
    HasId
  43. def hasVector: Boolean
    Definition Classes
    HasRiftParameters
  44. def hashCode(): Int
    Definition Classes
    HasId → AnyRef → Any
  45. def hasuBTB: Boolean
    Definition Classes
    HasRiftParameters
  46. def hpmNum: Int
    Definition Classes
    HasRiftParameters
  47. val icacheParams: IcacheParameters
    Definition Classes
    HasRiftParameters
  48. val ifParams: IFParameters
    Definition Classes
    HasRiftParameters
  49. def instanceName: String
    Definition Classes
    BaseModule → HasId → InstanceId
  50. val io: GetUnitIO
    Definition Classes
    GetUnitRiftModule
  51. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  52. def isLowPower: Boolean
    Definition Classes
    HasRiftParameters
  53. def isMinArea: Boolean
    Definition Classes
    HasRiftParameters
  54. val is_merge: Bool

    findout if there is no buff is valid and has the same paddr, or merge it!

  55. val is_missQueue_full: Bool

    when all missQueue BUFF is in used, miss req will be bypassed

  56. val is_trans_done: Bool

  57. def l1BeatBits: Int
    Definition Classes
    HasRiftParameters
  58. def l1DW: Int
    Definition Classes
    HasRiftParameters
  59. def line_w: Int
    Definition Classes
    HasDcacheParameters
  60. val load_sel: UInt

    select an empty buff to load paddr, except when *buff full* or *can merge*

  61. def maxRegNum: Int
    Definition Classes
    HasRiftParameters
  62. def memBeatBits: Int
    Definition Classes
    HasRiftParameters
  63. val miss_queue: Vec[Info_miss_req]

    a parallel buff of *paddr* miss request, when a duplicated request comes, it will be acked but dismiss

  64. val miss_rsp: Vec[UInt]

    a grant will complete in 2 beat, and get 256-bits data

  65. val miss_valid: Vec[Bool]

    a valid flag indicated whether a buff is in-used

  66. val mshr_state_dnxt: UInt
  67. val mshr_state_qout: UInt
  68. def mulNum: Int
    Definition Classes
    HasRiftParameters
  69. final lazy val name: String
    Definition Classes
    BaseModule
  70. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  71. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  72. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  73. def opChn: Int
    Definition Classes
    HasRiftParameters
  74. implicit val p: Parameters
    Definition Classes
    RiftModuleHasRiftParameters
  75. def parentModName: String
    Definition Classes
    HasId → InstanceId
  76. def parentPathName: String
    Definition Classes
    HasId → InstanceId
  77. def pathName: String
    Definition Classes
    HasId → InstanceId
  78. def plen: Int
    Definition Classes
    HasRiftParameters
  79. def pmpNum: Int
    Definition Classes
    HasRiftParameters
  80. def portsContains(elem: Data): Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  81. def portsSize: Int
    Attributes
    protected
    Definition Classes
    BaseModule
  82. final val reset: Reset
    Definition Classes
    Module
  83. def resetType: Type
    Definition Classes
    Module
  84. val riftSetting: RiftSetting
    Definition Classes
    HasRiftParameters
  85. def rnChn: Int
    Definition Classes
    HasRiftParameters
  86. val rsp_valid: Bool

    a register of io.rsp.valid

  87. def sbEntry: Int
    Definition Classes
    HasDcacheParameters
  88. def stEntry: Int
    Definition Classes
    HasDcacheParameters
  89. def suggestName(seed: => String): GetUnit.this.type
    Definition Classes
    HasId
  90. final def synchronized[T0](arg0: => T0): T0
    Definition Classes
    AnyRef
  91. def tag_w: Int
    Definition Classes
    HasDcacheParameters
  92. def tlbEntry: Int
    Definition Classes
    HasRiftParameters
  93. final def toAbsoluteTarget: IsModule
    Definition Classes
    BaseModule → InstanceId
  94. final def toNamed: ModuleName
    Definition Classes
    BaseModule → InstanceId
  95. def toString(): String
    Definition Classes
    AnyRef → Any
  96. final def toTarget: ModuleTarget
    Definition Classes
    BaseModule → InstanceId
  97. val transCnt: UInt

  98. val vParams: VectorParameters
    Definition Classes
    HasRiftParameters
  99. def vRegNum: Int
    Definition Classes
    HasRiftParameters
  100. def vlen: Int
    Definition Classes
    HasRiftParameters
  101. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  102. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException]) @native()
  103. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  104. def wbChn: Int
    Definition Classes
    HasRiftParameters
  105. def xRegNum: Int
    Definition Classes
    HasRiftParameters

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.Throwable]) @Deprecated
    Deprecated
  2. def override_clock: Option[Clock]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  3. def override_clock_=(rhs: Option[Clock]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  4. def override_reset: Option[Bool]
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

  5. def override_reset_=(rhs: Option[Bool]): Unit
    Attributes
    protected
    Definition Classes
    Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use withClock at Module instantiation

Inherited from HasDcacheParameters

Inherited from RiftModule

Inherited from HasRiftParameters

Inherited from Module

Inherited from RawModule

Inherited from BaseModule

Inherited from IsInstantiable

Inherited from HasId

Inherited from InstanceId

Inherited from AnyRef

Inherited from Any

Ungrouped